Napatech F2070X

Napatech F2070X Infrastructure Processing Unit (IPU) - Hình ảnh 2

Napatech F2070X

Napatech F2070X

Napatech F2070X

Napatech F2070X Infrastructure Processing Unit (IPU)

Intel Agilex AGFC023: 2.3M LEs, 782.4K ALMs, 10.4K M20Ks; Hardened crypto
4×4 GB DDR4 (ECC, 40b, 2666MT)
Intel Xeon D-1736 processor
2×8 GB DDR4 (ECC, 72b, 2900MT)

Add to wishlist

Mô tả

Napatech F2070X Infrastructure Processing Unit (IPU)

F2070X Infrastructure Processing Unit (IPU)

2×10/25G, 8×10/25G, 2x100G

Powerful Intel^®-based Infrastructure Processing Unit (IPU)

Feature Highlights and Specifications

FPGA Device and Memory	Intel Agilex^® AGFC023 2.3M LEs, 782.4K ALMs, 10.4K M20Ks Hardened crypto 4×4 GB DDR4 (ECC, 40b, 2666MT)
SoC Processor and Memory	Intel^® Xeon^® D-1736 processor 8 Cores, 16 Threads 2.3GHz, 3.4 GHz Turbo Freq. 15 MB Cache 2×8 GB DDR4 (ECC, 72b, 2900MT) 64 GB NVMe in M.2 slot for Operating System and applications
PCI Express Interfaces	PCIe Gen 4.0 x16 (16 GT/s) to the host PCIe Gen 4.0 x16 (16 GT/s) between the FPGA and SoC
Front Panel Network Interfaces	2-ports QSFP28/56 2x100GBASE-LR4/SR4/CR4 2×10/25GBASE-LR/SR/CR (QSFP/SFP adapter) 8×10/25GBASE-SR/CR (breakout cable) Dedicated RJ45 management port
Supported Compute and Memory Devices (Mount Options)	FPGA: Intel Agilex^® AGFC022 or AGFC027 CPU: All Intel^® Xeon^® D-1700 Series processors FPGA Memory 3×4 GB DDR4 (ECC, 40b, 3200 MT) + 1×8 GB DDR4 (ECC 72b 3200 MT) CPU Memory 3×8 GB DDR4 (ECC, 72b, 2900MT) 3×16 GB DDR4 (ECC, 72b, 2900MT)
Size	Full-height, half-length, dual-slot PCI form factor Power and Cooling
Power and Cooling	Max power consumption for standard HW configuration: 150W Max power dissipation supported by platform: 250W NEBS compliant passive cooling
Time Synchronization (Mount Options)	Dedicated PTP RJ45 Port External SMA-F Connector (PPS/10MHz I/O) Internal MCX-F Connector (PPS/10MHz I/O) Stratum 3 TCXO or Stratum 3e OCXO IEEE1588v2 Suppor
Board Management	Ethernet, USB (Front panel), UART (Internal) connectivity Secure FPGA image update Wake-on-LAN MCTP over SMBus MCTP over PCIe VDM Dedicated NC-SI RBT internal port PLDM for Monitor and Control (DSP0248) PLDM for FRU (DSP0257)
CPU Operating System	Fedora 37 (Linux Kernel T.BD) UEFI BIOS PXE Boot support Full shell access via SSH and UART
Environment and Approvals	EU, US, APCJ Regulatory approvals Thermal, Shock, Vibration tested UL Marked, RoHS, REACH compliant Temperature range: -5 to +45 deg. C. ASHRAE class A2
Application Stack Acceleration Framework (ASAF)	Framework for embedding customer Accelerator Functional Units (AFU) implementing workload acceleration/offload in FPGA 6 AFUs supported Throughput up to 200Gbps Look-aside and inline AFU configurations Pre-integrated AFUs for Host virtio-net DMA, SoC virtio-net DMA and packet processor w. fundamental NIC functions
Network Offload	Supports packet processor with basic NIC functionality Supports packet processor implementing Open vSwitch hardware offload of the dataplane OvS hardware offload at the Megaflows layer (wildcard matches) 1024 MegaFlows cache supporting millions of exact flows Supports VLAN, QinQ, and VxLAN encapsulation/decapsulation in hardware OvS Control plane on the host or on the SoC Exposes VirtIO-net virtual interfaces as PFs or VFs (SR-IOV)
Storage Offload	NVMeOF TCP offload Presents 16 Block devices to the Host (Virtio-Blk) Compatible with the VirtIO-Block drivers present in the latest RHEL and Ubuntu Linux distributions No proprietary software and drivers required in the Host No network interfaces exposed to the Host NVMe/TCP initiator running on the SoC Offloads all NVMe/TCP operations from the host CPU to the IPU No access to the SoC from the Host (Airgap) Storage configuration over SPDK RPC interface NVMe/TCP Multipath support 2x100G connectivity to the storage network
Security Offload	TCP+TLS offload Present up to 16 network devices to the Host (Virtio-net) 2x100G Ethernet front-port connectivity TLS 1.2/1.3 encryption offload Openssl support Nginx based HTTP(s) reverse proxy with caching WebSockets support Load balancing to host Web server acceleration (reduced page load time) with static file caching and image optimization
Supported Hardware and Transceivers	F2070X IPU: 100GBASE-LR4/SR4/CR4 10/25GBASE-LR/SR/CR

Chia sẻ với bạn bè

Đánh giá

Chưa có đánh giá nào.

Hãy là người đầu tiên nhận xét “Napatech F2070X Infrastructure Processing Unit (IPU)” Hủy